CMOS LSI



LC72336, 72338

# Single-Chip Microcontrollers with Built-In LCD Driver and PLL Circuits

## **Overview**

The LC72336 and LC72338 are single-chip microcontrollers for use in electronic tuners. These products include on chip a PLL circuit that can operate at up to 150 MHz and 1/3 duty LCD drivers. They feature a highly efficient instruction set and powerful hardware.


## **Functions**

- High-speed programmable divider
- Program memory (ROM)
  - LC72336: 6143 × 16 bits (12 kB)
  - LC72338: 8191 × 16 bits (16 kB)
- Data memory (RAM):  $512 \times 4$  bits
- · All instructions are one-word instructions
- Cycle time: 1.33 µs
- Stack: 8 levels
- LCD drivers: Up to 96 segments (1/3 duty, 1/3 bias)
- Serial I/O: Up to 3 channels (8-bit 3-wire type)
- External interrupts: 2 interrupts (INT0, INT1) Interrupt on rising or falling edge (selectable)
- Internal interrupts: 3 interrupt Two built-in timer interrupts and 1 serial I/O interrupt
- Nested interrupt levels: 4 levels
- D/A converter: 4 channels (8-bit PWM output)
- A/D converter: 4 channels
- (6-bit successive approximation)
- General-purpose ports:
   Input ports: 8
  - Output ports: 12 (16 maximum)
  - I/O ports: 8 (20 maximum, can be switched between input and output in bit units.)
- PLL block: Supports 4 types of dead zone control, and includes a built-in unlock detection circuit. Supports 12 different reference frequencies.
- Universal counter: 20 bits (Can be used for either frequency or period measurement.)
- Timers: Eight types of time measurement
- Beep function: Six beep tones
- Reset: Built-in voltage detection type reset circuit
- Halt mode: Stops the controller operating clock.
- Operating supply voltage: 4.5 to 5.5 V (3.5 to 5.5 V if only the controller block operates.)

# **Package Dimensions**

unit: mm

## 3174-QFP80E




This LSI can easily use CCB that is SANYO's original bus format.




- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

### **Pin Assignment**



### **Block Diagram**



# Specifications

# Absolute Maximum Ratings at $\mathrm{Ta}$ = 25°C, $V_{SS}$ = 0 $\mathrm{V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +6.5	V
Input voltage	V <sub>IN</sub>	All input pins	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub> (1)	Port PJ	-0.3 to +15	V
Output voltage	V <sub>OUT</sub> (2)	All output ports other than V <sub>OUT</sub> (1)	-0.3 to V <sub>DD</sub> + 0.3	V
	I <sub>OUT</sub> (1)	Port PJ	0 to +5	mA
	I <sub>OUT</sub> (2)	PE, PF, PG, PK, PM, PN, EO1, EO2	0 to +3	mA
Output current	I <sub>OUT</sub> (3)	Ports PB and PC	0 to +1	mA
	I <sub>OUT</sub> (4)	S1 to S32	300	μA
	I <sub>OUT</sub> (5)	COM1 to COM3	3	mA
Allowable power dissipation	Pd max	Ta = -45 to 85°C	300	mW*
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-45 to +125	°C

Note: \* Reference value

## Allowable Operating Ranges at Ta = –40 to +85°C, $V_{DD}$ = 3.5 to 5.5 $\rm V$


Parameter	Symbol	Conditions	min	typ	max	Unit
	V <sub>DD</sub> (1)	CPU and PLL operating	4.5	5.0	5.5	V
Supply voltage	V <sub>DD</sub> (2)	CPU operating	3.5		5.5	V
	V <sub>DD</sub> (3)	Memory retention	1.3		5.5	V
	V <sub>IH</sub> (1)	Ports PE, PH, and PM, HCTR and LCTR (when selected for input)	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
Input high-level voltage	V <sub>IH</sub> (2)	Ports PF, PG, and PK, LCTR (frequency measurement mode), and HOLD	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (3)	SNS	2.5		V <sub>DD</sub>	V
	V <sub>IH</sub> (4)	Port PA	0.6 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IL</sub> (1)	Port PE, PH, and PM, HCTR and LCTR (when selected for input)	0		0.3 V <sub>DD</sub>	V
Input low-level voltage	V <sub>IL</sub> (2)	Port PA, PF, PG, and PK, LCTR (frequency measurement mode)	0		0.2 V <sub>DD</sub>	V
	V <sub>IL</sub> (3)	SNS	0		+1.3	V
	V <sub>IL</sub> (4)	HOLD	0		0.4 V <sub>DD</sub>	V
	f <sub>IN</sub> (1)	XIN	4.0	4.5	5.0	MHz
	f <sub>IN</sub> (2)	FMIN: V <sub>IN</sub> (2), V <sub>DD</sub> (1)	10		150	MHz
	f <sub>IN</sub> (3)	FMIN: V <sub>IN</sub> (3), V <sub>DD</sub> (1)	10		130	MHz
	f <sub>IN</sub> (4)	AMIN (H): V <sub>IN</sub> (3), V <sub>DD</sub> (1)	2.0		40	MHz
Input frequency	f <sub>IN</sub> (5)	AMIN (L): V <sub>IN</sub> (3), V <sub>DD</sub> (1)	0.5		10	MHz
	f <sub>IN</sub> (6)	HCTR: V <sub>IN</sub> (3), V <sub>DD</sub> (1)	0.4		12	MHz
	f <sub>IN</sub> (7)	LCTR: V <sub>IN</sub> (3), V <sub>DD</sub> (1)	100		500	kHz
	f <sub>IN</sub> (8)	LCTR (frequency measurement mode): V <sub>IH</sub> (2), V <sub>IL</sub> (2), V <sub>DD</sub> (1)	1		20 × 103	Hz
	V <sub>IN</sub> (1)	XIN	0.5		1.5	Vrms
Input amplitude	V <sub>IN</sub> (2)	FMIN	0.10		1.5	Vrms
	V <sub>IN</sub> (3)	FMIN, AMIN, HCTR, LCTR	0.07		1.5	Vrms
Input voltage range	V <sub>IN</sub> (4)	ADI0 to ADI3	0		V <sub>DD</sub>	V

## **Electrical Characteristics for the Allowable Operating Ranges**


Parameter	Symbol	Conditions	min	typ	max	Unit
	I <sub>IH</sub> (1)	XIN: $V_I = V_{DD} = 5.0 V$	2.0	5.0	15	μA
	I <sub>IH</sub> (2)	FMIN, AMIN, HCTR, LCTR: $V_I = V_{DD} = 5.0 V$	4.0	10	30	μA
Input high-level current	I <sub>IH</sub> (3)	Ports PA, PE, PF, PG, PH, PK, and PM, $\overline{SNS}$ , $\overline{HOLD}$ , HCTR, LCTR: No pull-down resistors on port PA, $V_I = V_{DD} = 5.0$ V, with input mode selected for ports PE, PF, PG, PK, and PM			3.0	μA
	I <sub>IH</sub> (4)	With pull-down resistors on port PA, $V_I = V_{DD} = 5.0 \text{ V}$		50		μA
	I <sub>IL</sub> (1)	$XIN: V_I = V_{SS}$	2.0	5.0	15	μA
	I <sub>IL</sub> (2)	FMIN, AMIN, HCTR, LCTR: VI = V <sub>SS</sub>	4.0	10	30	μA
Input low-level current	I <sub>IL</sub> (3)	Ports PA, PE, PF, PG, PH, PK, and PM, $\overline{SNS}$ , $\overline{HOLD}$ , HCTR, LCTR: No pull-down resistors on port PA, $V_I = V_{SS}$ , with input mode selected for ports PE, PF, PG, PK, and PM			3.0	μA
Input floating voltage	VIF	With pull-down resistors on port PA			0.05 V <sub>DD</sub>	V
Pull-down resistance	R <sub>PD</sub> (1)	With pull-down resistors on port PA, $V_{DD} = 5 V$	75	100	200	kΩ
Hysteresis	V <sub>H</sub>	Ports PF, PG, and PK, LCTR (in frequency measurement mode)	0.1 V <sub>DD</sub>	0.2 V <sub>DD</sub>		V
	V <sub>OH</sub> (1)	Ports PB and PC: $I_0 = -1 \text{ mA}$	V <sub>DD</sub> – 2.0			V
	V <sub>OH</sub> (2)	Ports PE, PF, PG, PK, PM, and PN: $I_0 = -1 \text{ mA}$	V <sub>DD</sub> – 1.0			V
	V <sub>OH</sub> (3)	EO1, EO2: I <sub>O</sub> = -500 μA	V <sub>DD</sub> – 1.0			V
Output high-level voltage	V <sub>OH</sub> (4)	XOUT: I <sub>O</sub> = -200 μA	V <sub>DD</sub> – 1.0			V
	V <sub>OH</sub> (5)	S1 to S32: I <sub>O</sub> = -20 µA	V <sub>DD</sub> – 1.0			V
	V <sub>OH</sub> (6)	COM1, COM2, COM3: I <sub>O</sub> = -100 μA	V <sub>DD</sub> – 1.0			V
	V <sub>OL</sub> (1)	Ports PB and PC: $I_0 = 50 \ \mu A$			2.0	V
	V <sub>OL</sub> (2)	Ports PE, PF, PG, PK, PM, and PN: I <sub>O</sub> = 1 mA			1.0	V
	V <sub>OL</sub> (3)	EO1, EO2: I <sub>O</sub> = 500 μA			1.0	V
Output low-level voltage	V <sub>OL</sub> (4)	XOUT: I <sub>O</sub> = 200 μA			1.0	V
	V <sub>OL</sub> (5)	S1 to S32: I <sub>O</sub> = 20 µA			1.0	V
	V <sub>OL</sub> (6)	COM1, COM2, COM3: I <sub>O</sub> = 100 µA			1.0	V
	V <sub>OL</sub> (7)	Port PJ: $I_0 = 5 \text{ mA}$	0.75		2.0	V
	V <sub>MID</sub> (1)	S1 to S32: Ι <sub>O</sub> = ±20 μA	2/3 V <sub>DD</sub> ± 1.0			V
	V <sub>MID</sub> (2)	S1 to S32: I <sub>O</sub> = ±20 μA	1/3 V <sub>DD</sub> ± 1.0			V
Output mid-level voltage	V <sub>MID</sub> (3)	COM1, COM2, COM3: Ι <sub>O</sub> = ±100 μA	2/3 V <sub>DD</sub> ± 1.0			V
	V <sub>MID</sub> (4)	COM1, COM2, COM3: Ι <sub>Ο</sub> = ±100 μA	1/3 V <sub>DD</sub> ± 1.0			V
	I <sub>OFF</sub> (1)	Ports PE, PF, PG, PK, PM, and PN	-3.0		+3.0	μA
Output off leakage current	I <sub>OFF</sub> (2)	EO1, EO2	-100		+100	nA
	I <sub>OFF</sub> (3)	Port PJ	-5.0		+5.0	μA
AD conversion error	-	ADI0 to ADI3: V <sub>DD</sub> (1)	-1/2		+1/2	LSB
Reject pulse width	P <sub>REJ</sub>	SNS			50	μs
Power-down detection voltage	V <sub>DET</sub>		2.7	3.0	3.3	V
Pull-down resistance	R <sub>PD</sub> (2)	TEST1, TEST2		10		kΩ
	I <sub>DD</sub> (1)	V <sub>DD</sub> (1): f <sub>IN</sub> (2) = 130 MHz, Ta = 25°C		12		mA
Current drain	I <sub>DD</sub> (2)	V <sub>DD</sub> (2): halt mode*, Ta = 25°C (Fig. 1)		0.45		mA
Current drain	I <sub>DD</sub> (3)	V <sub>DD</sub> = 5.5 V, oscillator stopped, Ta = 25°C (Fig. 2)			5	μA
	I <sub>DD</sub> (4)	V <sub>DD</sub> = 2.5 V, oscillator stopped, Ta = 25°C (Fig. 2)	1 1		1	μA

Note: \* In case of instruction execution for 20 steps at intervals of 1 ms, with the PLL, counter functions and other functions all stopped.

Note: 1. Except for the divider resistors used for the bias voltage generation circuit incorporated in the  $V_{dd1}$  and  $V_{dd2}$  systems.




### **Test Circuits**



A04113

Note: With all ports other than those indicated in the figure open. With the segment port function selected for ports PE, PF, PM, and PN. With the output function selected for ports PG and PK.

## Figure 1 $I_{DD}$ 2, $I_{DD}$ 3, and $I_{DD}$ 4 in Hold Mode



A04114

Note: With all ports other than those indicated in the figure open. With the segment port function selected for ports PE, PF, PM, and PN.

With the output function selected for ports PG and PK.

#### Figure 2 I<sub>DD</sub>5 in Backup Mode

Pin No.	Symbol	I/O	I/O type	Function
18 17	PA0 PA1		Inputs with	These are special-purpose ports for key return signal inputs. Their threshold voltage is set lower than that of other inputs. When a key matrix is formed in conjunction with ports PB and PC, up to three simultaneous key presses can be detected.
16	PA2		pull-down resistors	The pull-down resistors are set up for all four pins by the IOS instruction (Pn = 2, b1). This
15	PA3			cannot be specified on an individual pin basis.
				Input is disabled in clock stop mode.
14	PB0			
13	PB1			These are special-purpose ports for key return signal outputs. No diodes for preventing
12	PB2			short-circuits due to multiple simultaneous key presses are required since the output
11	PB3		Unbalanced	transistor circuits are unbalanced CMOS circuits.
10	PC0	0	CMOS push-pull circuits	These pins become high-impedance outputs in clock stop mode.
9	PC1			These pins function as high-impedance outputs after a power-on reset and retain that
8	PC2			state until an output instruction is executed.
7	PC3			

#### **Pin Functions**

Pin No.	Symbol	I/O	I/O type	Function	
6 5 4 3	PG0 PG1/SCK0 PG2/SO0 PG3/S10	I/O	CMOS push-pull	Shared-function general-purpose output and serial I/O port Inputs are a Schmitt input. The IOS instruction is used to switch between the general-purpose I/O port function and the serial I/O function, as well as between input and output for the general-purpose I/O port function. • When used as a general-purpose I/O port: Input or output can be specified in bit units (bit I/O). These ports are set up to be general-purpose I/O ports with the IOS instruction with Pn = 0. b0 = SI/O0 0 General-purpose ports 1 SI/O ports The IOS instruction is used to specify input or output in bit units. PG Pn = 6 0 Input 1 Output • When used as a serial I/O port: These ports are set up to be serial I/O ports with the IOS instruction with Pn = 0. The contents of the serial I/O data buffers can be saved and loaded with the INR and OUTR instructions. Note: Pin setup states when used as serial I/O ports: PG0 General-purpose I/O PG1 SCK0 output in internal clock mode SCK0 output in internal clock mode PG2 SO0 output PG3 SI0 input These ports go to the input disabled high-impedance state in clock stop mode. These ports function as general-purpose input ports after a power-on reset.	
1 80	XIN XOUT	I O	_	4.5 MHz crystal oscillator connections	
77 78	EO1 EO2	0	CMOS tristate	Charge pump outputs These pins go to the high-impedance state when the HOLD pin is set low in the hold enable state. These pins go to the high-impedance state in clock stop mode, after a power-on reset, and in the PLL stopped state.	
76 31, 73	V <sub>SS</sub> V <sub>DD</sub>	_	_	Power supply connections	
75	AMIN	1	CMOS amplifier input	AM VCO (local oscillator) input         This pin is selected and the band set using the PLL instruction CW1 (b1 and b0) field.         b1       b0       Band         1       0       2 to 40 MHz (SW)         1       1       0.5 to 10 MHz (MW, LW)         The input signal must be capacitor coupled.         Input is disabled if the HOLD pin is set low in the HOLD enabled state.         Input is disabled in clock stop mode, after a power-on reset, and in the PLL stopped state.	
74	FMIN	1	CMOS amplifier input	FM VCO (local oscillator) input This pin is selected using the PLL instruction CW1 field (b1 = 0, b0 = don't care). The input signal must be capacitor coupled. Input is disabled if the HOLD pin is set low in the HOLD enabled state. Input is disabled in clock stop mode, after a power-on reset, and in the PLL stopped state.	

Pin No.	Symbol	I/O	I/O type	Function
72	SNS	1	CMOS input	<ul> <li>Shared-function voltage sensing input and general-purpose input port</li> <li>The input threshold voltage is set lower than that of other inputs.</li> <li>When used as a voltage sensing pin: This pin is used to recognize power failures on recovery from backup (clock stop) mode. An internal sensing flip-flop is used for this determination. The TUL instruction (b2) can be used to test the sense flip-flop.</li> <li>When used as a general-purpose input port: Use the TUL instruction (b3) to test this pin when it is used as a general-purpose input port.</li> <li>Unlike other input ports, input is not disabled during clock stop mode or a power-on reset. Thus applications must take through currents into consideration if this pin is used as a general-purpose input port.</li> </ul>
71	LCTR	1	CMOS amplifier input	<ul> <li>Shared-function universal counter (frequency or period measurement) and general-purpose input port</li> <li>The IOS instruction (Pn = 3, b3) is used to switch this pin between its universal counter and general-purpose input port functions.</li> <li>When used for frequency measurement: Select the universal counter function with an IOS instruction (Pn = 3, b3 = 0).</li> <li>Set LCTR frequency measurement mode with a UCS instruction (b3 = 0, b2 = 1). After selecting the measurement time, start the counter with a UCC instruction.</li> <li>The CNTEND flag will be set when the count completes.</li> <li>Since this circuit operates as an AC amplifier in this mode, the input must be capacitor coupled.</li> <li>When used for period measurement:</li> <li>With the universal counter function selected, set period measurement mode with a UCS instruction.</li> <li>The CNTEND flag will be set when the count completes.</li> <li>Since the bias feedback resistor is switched off in this mode, the input must be DC coupled.</li> <li>When used as a general-purpose input port:</li> <li>Specify the general-purpose input port function with an IOS instruction (Pn = 3, b3 = 1).</li> <li>Use the INR (b1) internal register (address 0EH) input instruction to read in the input data.</li> <li>Input is disabled in clock stop mode. (The input pin is pulled down.)</li> <li>The universal counter function is selected after a power-on reset. (HCTR frequency measurement mode.)</li> </ul>

Pin No.	Symbol	I/O	I/O type	Function
70	HCTR	I	CMOS amplifier input	<ul> <li>Shared-function universal counter input and general-purpose input port</li> <li>The IOS instruction (Pn = 3, b3) is used to switch this pin between its universal counter and general-purpose input port functions.</li> <li>When used for frequency measurement:</li> <li>Select the universal counter function with an IOS instruction (Pn = 3, b2 = 0).</li> <li>Set HCTR frequency measurement mode with a UCS instruction (b3 = 0, b2 = 0). After selecting the measurement time, start the counter with a UCC instruction.</li> <li>The CNTEND flag will be set when the count completes.</li> <li>Since this circuit operates as an AC amplifier in this mode, the input must be capacitor coupled.</li> <li>When used as a general-purpose input port function with an IOS instruction (Pn = 3, b2 = 1). Use the INR (b1) internal register (address 0EH) input instruction to read in the input data.</li> <li>Input is disabled in clock stop mode. (The input pin is pulled down.)</li> <li>The universal counter function is selected after a power-on reset.</li> </ul>
69	HOLD	I	CMOS input	Controls the PLL circuit and clock stop mode. When this pin is set low in the hold enabled state, FMIN and AMIN pin input is disabled and the EO pin goes to the high-impedance state. To switch to clock stop mode, set the HOLDEN flag, set this pin low, and execute a CKSTP instruction. Set this pin high to clear clock stop mode.
68 67 66 65	PH0/ADI0 PH1/ADI1 PH2/ADI2 PH3/ADI3	I	CMOS input Analog input	<ul> <li>Shared-function general-purpose input and A/D converter input port</li> <li>The IOS instruction (Pn = 7) is used to switch these pins between the general-purpose and A/D converter input port functions.</li> <li>When used as a general-purpose input port: Set the general-purpose input port function (in bit units) with the IOS instruction (Pn = 7).</li> <li>When used for A/D converter input: Set the A/D converter input port function with an IOS instruction (Pn = 7).</li> <li>Specify the pin to convert with an IOS instruction (Pn = 1). Start the conversion with a UCC instruction (b2). The ADCE flag is set when the conversion has completed. Note: Since input is disabled, low will always be returned if an input instruction (the IN instruction) is executed for a port specified for A/D converter input. (In other words, the port must be set to the general-purpose input function before the input instruction is executed.)</li> <li>Input is disabled in clock stop mode.</li> <li>The general-purpose input function is selected after a power-on reset.</li> </ul>

Pin No.	Symbol	I/O	I/O type	Function
64 63 62 61	PJ0/DAC0 PJ1/DAC1 PJ2/DAC2 PJ3/DAC3	0	N-channel open drain	<ul> <li>Shared-function general-purpose and D/A converter output port</li> <li>The IOS instruction (Pn = 9) is used to switch these pins between the general-purpose and D/A converter output port functions.</li> <li>Since these pins are open drain circuits, pull-up resistors are required in external circuits accepting these outputs.</li> <li>When used as a general-purpose port: Set the general-purpose input port function with the IOS instruction (Pn = 9).</li> <li>When used for D/A converter output: Use the IOS instruction (Pn = 9) to switch the port in bit units. D/A converter data is loaded into the DAC0 to DAC3 specified with the DAC instruction. Although a PWM waveform is output as soon as the port is switched, after data is loaded, the data prior to that load is output for up to 114 µs (1/8.79 kHz).</li> <li>In clock stop mode, these outputs go to the transistor off (high output) state.</li> <li>The general-purpose output port function is selected after a power-on reset, and the outputs go to the transistor off (high output) state.</li> </ul>
22 21 20 19	PK0/INT0 PK1/INT1 PK2 PK3	I/O	CMOS push-pull	<ul> <li>Shared-function general-purpose I/O and external interrupt port</li> <li>There is no instruction that switches between the general-purpose port and the external interrupt pin functions. Rather, the corresponding pin becomes an input-only pin (output disabled) at the point where the external interrupt enable flag for that pin is set.</li> <li>When used as a general-purpose I/O port: Input or output can be specified in bit units (bit I/O). The IOS instruction is used to specify input or output in bit units.</li> <li>When used as external interrupt pins: These pins are enabled by setting the external interrupt enable flags (INT0EN and INT1EN) in status register 2. At that point the pin is automatically set up to be an input port. The status register 1 interrupt enable flag (INTEN) must also be set to enable interrupt operation. Use the IOS instruction (Pn = 3, b1 = INT1, b0 = INT0) to select rising or falling edge detection.</li> <li>Input is disabled with the pins in the high-impedance state in clock stop mode.</li> <li>The general-purpose input port function is selected after a power-on reset.</li> </ul>
60	Vdd1			Apply the LCD drive bias 2/3 voltage to this pin.
59	Vdd2		_	Apply the LCD drive bias 1/3 voltage to this pin.
79 2	TEST1 TEST2		_	LSI test pin This pin must be left open or connected to ground.
58 57 56	COM1 COM2 COM3	0	CMOS 3-value output	LCD driver common output pins This drive circuit implements a 1/3-duty, 1/3-bias drive scheme. These pins are fixed at the low level in clock stop mode. These pins are fixed at the low level after a power-on reset.
55 to 40	S1 to S16	0	CMOS 3-value output	LCD driver segment output pins This drive circuit implements a 1/3-duty, 1/3-bias drive scheme. The frame frequency is 100 Hz. These pins are fixed at the low level in clock stop mode. These pins are fixed at the low level after a power-on reset.

Pin No.	Symbol	I/O	I/O type	Function
Pin No. 39 38 37 36	Symbol S17/PE0 S18/PE1/SCK2 S19/PE2/SO2 S20/PE3/SI2	VO	I/O type CMOS 3-value output and push-pull	Function         Shared-function LCD driver segment output, general-purpose I/O, and serial I/O port         The IOS instruction is used to switch between the LCD driver segment output, general-purpose i/O, and serial I/O functions, and to switch between input and output for the general-purpose input port function.         • When used for segment output:         The function can be specified in bit units.         Segment output is specified with the IOS instruction (Pn = 0DH).         b0 = \$17/PE0       0Segment output         b1 = \$18/PE1       1 PE0 to PE3 output         b2 = \$19/PE2       b3 = \$20/PE3         • When used as a general-purpose I/O port:       Input or output can be specified in bit units (1-bit I/O).         The general-purpose I/O port function is specified with the IOS instruction (Pn = 0).       b2 = \$19/PE2         b3 = \$20/PE3       0 General-purpose port       1 \$1/O port         Input or output can be specified with the IOS instruction (Pn = 0).       b2 = \$10/O port         Input or output is specified with the IOS instruction (Pn = 0).       The serial I/O port         Invert methods as a serial I/O port:       1 Output         • When used as a serial I/O port:       The serial I/O port function is specified with the IOS instruction (Pn = 0).         The contents of the serial I/O data buffer can be saved and loaded with the INR and OUTR instructions.       OLE:         Note: Pin setup states when u

Pin No.	Symbol	I/O	I/O type	Function
35 34 33 32	S21/PF0 S22/PF1/SCK1 S23/PF2/SO1 S24/PF3/SI1	I/O	CMOS 3-value output and push-pull	Shared-function LCD driver segment output, general-purpose I/O, and serial I/O port         The PF0 to PF3 inputs are Schmitt inputs.         The IOS instruction is used to switch between the LCD driver segment output, general-purpose I/O, and serial I/O functions, and to switch between input and output for the general-purpose input port function.         • When used for segment output:         The function is specified with the IOS instruction (Pn = 0EH).         b0 = S21 to S24/PF0 to PF3       0 Segment output         1 PF0 to PF3 output         1 Input or output is specified with the IOS instruction (Pn = 0EH).         b1 = S1/O1       0 Segment output         1 PF0 to PF3 output         1 Input or output can be specified in bit units (1-bit I/O).         The general-purpose I/O port function is specified with the IOS instruction (Pn = 0).         b1 = SI/O1       0 General-purpose port         1 SI/O port         Input or output is specified with the IOS instruction in bit units.         PF Pn = 5       0 Input         1 output         • When used as a serial I/O port:         The serial I/O port function is specified with the IOS instruction (Pn = 0).         The contents of the serial I/O data buffer can be saved and loaded with the INR and OUTR instructions.         Note: Pin setup states when used as a serial I/O port:         PF1 SCK1 output in internal clock
30 29 28 27	S25/PM0 S26/PM1 S27/PM2 S28/PM3	I/O	CMOS 3-value output and push-pull	Shared-function LCD driver segment output and general-purpose I/O port The IOS instruction is used to switch between the LCD driver segment output and the general-purpose I/O functions, and to switch between input and output for the general- purpose input port function. • When used for segment output: The function is specified in 4-bit units. Segment output is specified with the IOS instruction (Pn = 0EH). b1 = S25 to S28/PM0 to PM3 0 Segment output 1 PF0 to PF3 output • When used as a general-purpose I/O port: Input or output can be specified in bit units (1-bit I/O). Input or output is specified with the IOS instruction in bit units. PM Pn = 0CH 0 Input 1 Output In clock stop mode, if this port is used as a general-purpose I/O port, the pins go to the input disabled high-impedance state. If used for segment output, the pins are fixed at the low level. The segment output port function is selected after a power-on reset.

Pin No.	Symbol	I/O	I/O type	Function
26 25 24 23	S29/PN0/BEEP S30/PN1 S31/PN2 S32/PN3	ο	CMOS 3-value output and push-pull	<ul> <li>Shared-function segment output, general-purpose output, and beep tone output port</li> <li>The IOS instruction is used to switch between the segment output port and the PN0 to PN3 functions.</li> <li>The BEEP instruction is used to switch between the general-purpose output port and the beep tone output functions.</li> <li>When used for segment output:</li> <li>The function can be specified with the IOS instruction (Pn = 0EH).</li> <li>b2 = S29 to S32/PN0 to PN3 0 Segment output</li> <li>When used as a general-purpose output port:</li> <li>The general-purpose output port function is selected with the BEEP instruction (b3 = 0).</li> <li>PN1 to PN3 are dedicated general-purpose output function pins.</li> <li>When used as the BEEP output pin:</li> <li>Beep tone output is specified with the BEEP instruction (b3 = 1).</li> <li>The frequency is specified with the BEEP instruction (b0, b1, and b2).</li> <li>When the beep tone function is specified, executing an output instruction will only overwrite the contents of the internal latch. It will have no effect on the output whatsoever.</li> <li>In clock stop mode, if this port is used as a general-purpose output port, the pins go to the input disabled high-impedance state. If used for segment output, the pins are fixed at the low level.</li> </ul>

## LC723336 and LC72338 Instruction Table

Abbreviations:

ADDR:	Program	memory	address
-------	---------	--------	---------

- b: Borrow
- C: Carry
- D<sub>H</sub>: Data memory address high (row address) [2 bits]
- D<sub>L</sub>: Data memory address low (column address) [4 bits]
- I: Immediate data [4 bits]
- M: Data memory address
- N: Bit position [4 bits]
- Pn: Port number [4 bits]
- r: General register (one of the locations 00 to 0FH in bank)
- Rn: Register number [4 bits]
- (): Contents of register or memory
- ()N: Contents of bit N of register or memory

Instruction group		Оре	rand			Machine code				
Instruc group	Mnemonic	1st	2nd	Function	Operation	D15 14 13 12	11 10	98	7 6 5 4	3 2 1 D0
	AD	r	М	Add M to r	$r \leftarrow (r) + (M)$	0 1 0 0	0 0	D <sub>H</sub>	DL	r
	ADS	r	М	Add M to r, then skip if carry	$r \leftarrow (r) + (M)$ skip if carry	0 1 0 0	0 1	D <sub>H</sub>	DL	r
suc	AC	r	М	Add M to r with carry	$r \leftarrow (r) + (M) + C$	0 1 0 0	1 0	D <sub>H</sub>	DL	r
Addition instructions	ACS	r	М	Add M to r with carry, then skip if carry	$r \leftarrow (r) + (M) + C$ skip if carry	0 1 0 0	1 1	D <sub>H</sub>	DL	r
jn ir	AI	М	Ι	Add I to M	$M \gets (M) + I$	0 1 0 1	0 0	D <sub>H</sub>	DL	l
Additio	AIS	М	I	Add I to M, then skip if carry	M ← (M) + I skip if carry	0 1 0 1	0 1	D <sub>H</sub>	DL	I
	AIC	М	Ι	Add I to M with carry	$M \gets (M) + I + C$	0 1 0 1	1 0	D <sub>H</sub>	DL	I
	AICS	М	Ι	Add I to M with carry, then skip if carry	$M \leftarrow (M) + I + C$ skip if carry	0 1 0 1	1 1	D <sub>H</sub>	DL	I
	SU	r	М	Subtract M from r	$r \leftarrow (r) - (M)$	0 1 1 0	0 0	D <sub>H</sub>	DL	r
	SUS	r	М	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M)$ skip if borrow	0 1 1 0	0 1	D <sub>H</sub>	DL	r
રા	SB	r	М	Subtract M from r with borrow	$r \leftarrow (r) - (M) - b$	0 1 1 0	1 0	D <sub>H</sub>	DL	r
Subtraction instructions	SBS	r	М	Subtract M from r with borrow, then skip if borrow	$r \leftarrow (r) - (M) - b$ skip if borrow	0 1 1 0	1 1	D <sub>H</sub>	DL	r
ion	SI	М	I	Subtract I from M	$M \gets (M) - I$	0 1 1 1	0 0	D <sub>H</sub>	DL	I
ubtract	SIS	М	I	Subtract I from M, then skip if borrow	M ← (M) – I skip if borrow	0 1 1 1	0 1	D <sub>H</sub>	DL	I
S S	SIB	М	I	Subtract I from M with borrow	$M \leftarrow (M) - I - b$	0 1 1 1	1 0	D <sub>H</sub>	DL	I
	SIBS	М	I	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - I - b$ skip if borrow	0 1 1 1	1 1	D <sub>H</sub>	DL	I
	SEQ	r	М	Skip if r equal to M	(r) – (M) skip if zero	0 0 0 1	0 0	D <sub>H</sub>	DL	r
ctions	SEQI	М	I	Skip if M equal to I	(M) – I skip if zero	0 0 0 1	0 1	D <sub>H</sub>	DL	I
n instruc	SNEI	М	I	Skip if r not equal to M	(M) – I skip if not zero	0 0 0 0	0 1	D <sub>H</sub>	DL	I
Comparison instructions	SGE	r	М	Skip if r is greater than or equal to M	(r) – (M) skip if not borrow	0 0 0 1	1 0	D <sub>H</sub>	DL	r
Com	SGEI	М	Ι	Skip if M is greater than or equal to I	(M) – I skip if not borrow	0 0 0 1	1 1	D <sub>H</sub>	DL	I
	SLEI	М	I	Skip if M is less than I	(M) – I skip if borrow	0 0 0 0	1 1	D <sub>H</sub>	DL	I

Instruction group		Ope	rand	_		Machine code									
	Mnemonic	1st 2n	2nd	Function	Operation	D15	14	13	12	11	10	98	7654	3 2 1 D0	
Logical operation instructions	AND	r	М	AND M with r	$r \leftarrow (r) \text{ AND (M)}$	0	0	1	0	0	0	D <sub>H</sub>	DL	r	
	ANDI	М	I	AND I with M	$M \leftarrow (M) AND I$	0	0	1	0	0	1	D <sub>H</sub>	DL	I	
pera	OR	r	м	OR M with r	$r \leftarrow (r) \text{ OR } (M)$	0	0	1	0	1	0	D <sub>H</sub>	DL	r	
Logical oper instructions	ORI	м	I	OR I with M	$M \leftarrow (M) \text{ OR I}$	0	0	1	0	1	1	D <sub>H</sub>	DL	I	
-ogi nstri	EXL	r	М	Exclusive OR M with r	$r \leftarrow (r) \text{ XOR (M)}$	0	0	1	1	0	0	D <sub>H</sub>	DL	r	
	EXLI	М	I	Exclusive OR I with M	$M \leftarrow (M) \text{ XOR I}$	0	0	1	1	0	1	D <sub>H</sub>	DL	I	
~	LD	r	M	Load M to r	$r \leftarrow (M)$	1	1	0	1	0	0	D <sub>H</sub>	DL	r	
	ST	м	r	Store r to M	$M \leftarrow (r)$	1	1	0	1	0	1	D <sub>H</sub>	DL	r	
structions	MVRD	r	м	Move M to destination M referring to r in the same row	[D <sub>H</sub> , Rn] ← (M)	1	1	0	1	1	0	D <sub>H</sub>	DL	r	
Transfer instructions	MVRS	м	r	Move source M referring to r to M in the same row	M ← [D <sub>H</sub> , Rn]	1	1	0	1	1	1	D <sub>H</sub>	DL	r	
Ë	MVSR	M1	M2	Move M to M in the same row	$[D_H,D_L1] \gets [D_H,D_L2]$	1	1	1	0	0	0	D <sub>H</sub>	D <sub>L</sub> 1	D <sub>L</sub> 2	
	MVI	М	I	Move I to M	$M \gets I$	1	1	1	0	0	1	D <sub>H</sub>	DL	I	
t ctions	ТМТ	М	N	Test M bits, then skip if all bits specified are true	if M (N) = all "1", then skip	1	1	1	1	0	0	D <sub>H</sub>	DL	N	
Bit test instructions	TMF	М	N	Test M bits, then skip if all bits specified are false	if M (N) = all "0", then skip	1	1	1	1	0	1	D <sub>H</sub>	DL	Ν	
SL	JMP	AD	DR	Jump to the address	$PC \gets ADDR$	1	0	0				A	DR (13 bits)		
ctior	CAL	AD	DR	Call subroutine	Stack $\leftarrow$ (PC) + 1	1	0	1				A	DR (13 bits)		
istru	RT			Return from subroutine	PC ← Stack	0	0	0	0	0	0	0 0	1 0 0 0		
e call ir	RTS			Return from subroutine and skip	$PC \leftarrow Stack + 1$	0	0	0	0	0	0	0 0	1010		
routine	RTB			Return from subroutine with bank data	PC ← Stack BANK ← Stack	1	1	1	1	1	1	1 1	1 1 0 0		
nd sub	RTBS			Return from subroutine with bank data and skip	$PC \leftarrow Stack + 1$ BANK $\leftarrow Stack$	1	1	1	1	1	1	1 1	1 1 0 1		
Jump and subroutine call instructions	RTI			Return from interrupt	$PC \leftarrow Stack$ BANK $\leftarrow$ Stack CARRY $\leftarrow$ Stack	0	0	0	0	0	0	0 0	1 0 0 1		
	SS	I	N	Set status register	(Status reg I) $N \leftarrow 1$	1	1	1	1	1	1	1 1	0001	Ν	
Status register instructions	RS	I	N	Reset status register	(Status reg I) $N \leftarrow 0$	1	1	1	1	1	1	1 1	0011	Ν	
Status	TST	I	N	Test status register true	if (Status reg I) N = all "1", then skip	1	1	1	1	1	1	1 1	0 1 I	Ν	
	TSF	I	N	Test status register false	if (Status reg I) N = all "0", then skip	1	1	1	1	1	1	1 1	1 0 I	N	
F/F test instruction	TUL	N		Test unlock F/F then skip if it has not been set	if Unlock F/F (N) = all "0", then skip	0	0	0	0	0	0	0 0	1 1 0 1	N	
Internal register transfer instructions	PLL	м	r	Load M to PLL registers	PLL reg ← PLL data	1	1	1	1	1	0	D <sub>H</sub>	DL	r	
	DAC	I			DAC reg ← DAC data	0	0	0	0	0	0	0 0	0 0 1 1	I	
	INR	М	Rn	Input register/port data to M	M ← (Rn reg)	0	0	1	1	1	0	D <sub>H</sub>	DL	Rn	
	OUTR	м	Rn	Output contents of M to register/port	Rn reg ← (M)	0	0	1	1	1	1	DH	DL	Rn	

Instruction group		Оре	rand								M	achi	ne	code	
	Mnemonic	1st	2nd	Function	Operation	D15	5 1 4	13	12	11	10	9	8	7654	3 2 1 D0
Hardware control instructions	SIO	11	12	Serial I/O control	$SIO \leftarrow I1, I2$	0	0	0	0	0	0	0	1	11	12
	UCS	I		Set I to UCCW1	UCCW1 ← I	0	0	0	0	0	0	0	0	0 0 0 1	I
	UCC	I		Set I to UCCW2	UCCW2 ← I	0	0	0	0	0	0	0	0	0 0 1 0	I
	BEEP	I		Beep control	BEEP reg ← I	0	0	0	0	0	0	0	0	0 1 1 0	I
	DZC	I		Dead zone control	DZC reg ← I	0	0	0	0	0	0	0	0	1 0 1 1	I
	IOS	Pn	Т	Set port control word	IOS reg Pn ← I	1	1	1	1	1	1	1	0	Pn	I
	TMS	I			Timmer reg I	0	0	0	0	0	0	0	0	1 1 0 0	I
Bank switching instruction	BANK	I		Select bank	BANK ← I	0	0	0	0	0	0	0	0	0 1 1 1	I
_	LCDA	М	I	Output segment pattern to LCD digit direct	$LCD\;(DIGIT) \gets M$	1	1	0	0	0	0	D	+	DL	DIGIT
ions	LCDB	М	I			1	1	0	0	0	1	D	+	DL	DIGIT
LCD control instructions	LCPA	М	I	Output segment pattern to LCD digit through Logic Array	LCD (DIGIT) $\leftarrow$ Logic Array $\leftarrow$ M	1	1	0	0	1	0	D	+	DL	DIGIT
Ľ.⊑	LCPB	М	I			1	1	0	0	1	1	D	+	DL	DIGIT
	IN	М	Pn	Input port data to M	$M \leftarrow (Pn)$	1	1	1	0	1	0	D	+	DL	Pn
	OUT	М	Pn	Output contents of M to port	$Pn \leftarrow M$	1		1	0	1	1	D	+	DL	Pn
suc	SPB	Pn	N	Set port bits	(Pn) N ← 1	0	0	0	0	0	0	1	0	Pn	N
uctic	RPB	Pn	N	Reset port bits	(Pn) N ← 0	0	0	0	0	0	0	1	1	Pn	N
I/O instructions	ТРТ	Pn	N	Test port bits, then skip if all bits specified are true	if (Pn) N = all "1", then skip	1	1	1	1	1	1	0	0	Pn	N
	TPF	Pn	N	Test port bits, then skip if all bits specified are false	if (Pn) N = all "0", then skip	1	1	1	1	1	1	0	1	Pn	N
Other instructions	HALT	I		Halt mode control	$\begin{array}{l} \text{HALT reg} \leftarrow \text{I}, \\ \text{then CPU clock stop} \end{array}$	0	0	0	0	0	0	0	0	0 1 0 0	I
	CKSTP			Clock stop	Stop X'tal OSC if HOLD = 0	0	0	0	0	0	0	0	0	0 1 0 1	
	SHR	r			Shift r right with carry	0	0	0	0	0	0	0	0	1 1 1 0	r
ð	NOP			No operation	No operation	0	0	0	0	0	0	0	0	0 0 0 0	

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.