## THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS

## NJ88C29

## FREQUENCY SYNTHESISER (MICROPROCESSOR SERIAL INTERFACE) WITH NON-RESETTABLE COUNTERS

The NJ88C29 is a synthesiser circuit fabricated on the GPS CMOS process and is capable of achieving high sideband attenuation and low noise performance. It contains a reference oscillator, 11-bit programmable reference divider, digital and sample-and-hold comparators, 10-bit programmable ' M ' counter, 7 -bit programmable ' $A$ ' counter and the necessary control and latch circuitry for accepting and latching the input data.

Data is presented serially under external control from a suitable microprocessor. Although 28 bits of data are initially required to program all counters, subsequent updating can be abbreviated to 17 bits, when only the ' $A$ ' and ' $M$ ' counters require changing.

The NJ88C29 is intended to be used in conjunction with a two-modulus prescaler such as the SP8715 series to produce a universal binary coded synthesiser for up to 1100 MHz operation. Operation from a 3.8 V supply is also supported.

## FEATURES

- Low Power Consumption
- High Performance Sample and Hold Phase Detector
- Serial Input with Fast Update Feature
- 3.8V Operation
- Fast Lock Up Time

■ SSOP Package


Fig. 1 Pin connections - top view (not to scale)
ABSOLUTE MAXIMUM RATINGS
Supply voltage, $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$
-0.75 V to 7 V
Input voltage
Open drain output, pin 4
7 V
All other pins $\quad \mathrm{V}_{S S}-0 \cdot 3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0 \cdot 3 \mathrm{~V}$
Storage temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
ORDERING INFORMATION
NJ88C29 KG/NPAS Shrunk Miniature Plastic DIL Package


Fig. 2 block diagram

## ELECTRICAL CHARACTERISTICS AT $\mathrm{V}_{\mathrm{DD}}=3.8 \mathrm{~V}$

These characteristics are guaranteed over the following conditions, unless otherwise stated:
$\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=3.8 \mathrm{~V} \pm 0 \cdot 4 \mathrm{~V}$. Temperature range $=-15^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## DCCharacteristics

| Characteristic | Value |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| Supply current |  | $\begin{aligned} & 3.0 \\ & 0.6 \end{aligned}$ | $\begin{gathered} 5.0 \\ 0.94 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\left.\begin{array}{l}\mathrm{f}_{\text {OSC }}, \mathrm{f}_{\text {FIN }}=10 \mathrm{MHz} \\ \mathrm{f}_{\text {osc }}, \mathrm{f}_{\text {FIN }}=4.096 \mathrm{MHz}\end{array}\right\}$0 to 3.8 V <br> square <br> wave |
| Modulus Control Output(MC) |  |  |  |  |  |
| High level | 2.5 |  |  | V | $\mathrm{I}_{\text {SOURCE }}=\operatorname{ImA}$ |
| Low level |  |  | 0.4 | V | $\mathrm{I}_{\text {SINK }}=\operatorname{ImA}$ |
| Lock Detect Output (LD) |  |  |  |  |  |
| Low level |  |  | 0.4 | V | $\mathrm{I}_{\text {SINK }}=4 \mathrm{~mA}$ |
| Open drain pull-up voltage |  |  | 7.0 | V |  |
| PDB Output |  |  |  |  |  |
| High level | 2.5 |  |  | V | $\mathrm{I}_{\text {SOURCE }}=3 \mathrm{~mA}$ |
| Low level |  |  | 0.4 | V | $\mathrm{I}_{\text {SINK }}=3 \mathrm{~mA}$ |
| 3-state leakage current |  |  | $\pm 100$ | nA |  |

## ACCharacteristics

| Characteristic | Value |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| OSC IN input level and $\mathrm{F}_{\text {IN }}$ input level | 200 |  |  | mV RMS | 12.8 MHz AC-coupled sinewave See note 4 |
| Max. operating frequency, $\mathrm{F}_{\text {IN }}$ and OSC IN inputs | 20 |  |  | MHz | Input squarewave $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$, $25^{\circ} \mathrm{C}$. See note 5. |
| Propagation delay, $\mathrm{F}_{\text {IN }}$ to modulus control MC |  | 30 | 50 | ns | See note 2 |
| Programming Inputs |  |  |  |  |  |
| Clock high time, $\mathrm{t}_{\mathrm{CH}}$ |  | 0.5 |  | $\mu \mathrm{s}$ | All timing periods |
| Clock low time, $\mathrm{t}_{\mathrm{CL}}$ |  | 0.5 |  | $\mu \mathrm{s}$ | are referenced to |
| Enable set-up time, $\mathrm{t}_{\text {ES }}$ |  | 0.2 | $\mathrm{t}_{\mathrm{CH}}$ | $\mu \mathrm{s}$ | $\}$ the negative |
| Enable hold time, $\mathrm{t}_{\mathrm{EH}}$ |  | 0.2 |  | $\mu \mathrm{s}$ | transition of the |
| Data set-up time, $\mathrm{t}_{\text {D }}$ |  | 0.2 |  | $\mu \mathrm{s}$ | clock waveform |
| Data hold time, $\mathrm{t}_{\mathrm{DH}}$ |  | 0.2 |  | $\mu \mathrm{s}$ | $\int$ See note 4 |
| Clock rise and fall times |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| High level threshold |  |  | $\mathrm{V}_{\mathrm{DD}}-0.24$ | V | See note 1 |
| Low level threshold | 0.4 |  |  | V | See note 1 |
| Hysteresis | 1.23 | 1.8 |  | V | See note 1 |
| Phase Detector |  |  |  |  | See note 3 |
| Positive going threshold, $\mathrm{V}_{\mathrm{T}}+$ |  | 1.12 |  | V |  |
| Negative going threshold, $\mathrm{V}_{T}-$ |  | $\mathrm{V}_{\mathrm{DD}}-0.9$ |  | V |  |
| Digital phase detector propagation delay |  | 500 |  | ns |  |
| RB current, $\mathrm{I}_{\text {RB }}$ | 5 |  | 300 | $\mu \mathrm{A}$ | Set by external conditions. |
| CAP/RB current gain, $\alpha$ | 6.3 | 7.0 | 7.8 |  | Over RB current range. |
| Programming capacitor, CAP |  | 100 |  | pF | $\mathrm{C}_{\text {int }}$ plus packaging strays. |
| Output resistance, PDA, PDB |  | 80 |  | $\Omega$ |  |

## NOTES

1. Data, Clock and Enable inputs are high impedance Schmitt buffers without pull-up resistors; they are therefore not TTL compatible.
2. All counters have outputs directly synchronous with their respective clock rising edges.
3. The finite output resistance of the internal voltage follower and 'on' resistance of the sample switch driving this pin will add a finite time constant to the loop. An external 1 nF hold capacitor will give a maximum time constant of $5 \mu \mathrm{~s}$, typically; $1 \mu \mathrm{~s}$ for the sample and hold amplifier.
4. The inputs to the device should be at logic ' 0 ' when power is applied if latch-up conditions are to be avoided. This includes the signal/osc. frequency inputs.
5. The minimum Fin period is governed by a time constant determined by the capacitance value on the CAP pin and the internal CAP discharge resistance. Depending on the value of CAP, PLL performance may be degraded at frequencies below 20 MHz - see AN112 for further details.

## PIN DESCRIPTIONS

| Pin no. | Name | Description |
| :---: | :---: | :---: |
| 1 | PDA | Analog output from the sample and hold phase comparator for use as a 'fine' error signal. Voltage increases as $f_{V}$ (the output from the ' $M$ ' counter) phase lead increases; voltage decreases as $f_{r}$ (the output from the ' $R$ ' counter) phase lead increases. Output is linear over only a narrow phase window, determined by gain (programmed by RB). This pin is at $\left(V_{D D}-V_{S S}\right) / 2$ when the system is in lock, for an external loop filter amplifier biased to $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right) / 2$. Ideally, $\mathrm{V}_{\text {BIAS }}$ should be chosen such that the PDA window is centred between the thresholds, typically at $0.55\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ |
| 2 | PDB | Three-state output from the phase/frequency detector for use as a 'coarse' error signal. $f_{v} \geqslant f_{r}$ or $f_{v}$ leading: positive pulses with respect to the bias point $V_{\text {BIAS }}$ $f_{v}<f_{r}$ or $f_{r}$ leading: negative pulses with respect to the bias point $V_{\text {BIAS }}$ $f_{V}=f_{r}$ and phase error within PDA window: high impedance. <br> (Minimum, $M=3$ for correct function of PDB). |
| 3 | NC | Not connected.. |
| 4 | LD | An open-drain lock detect output at low level when phase error is within PDA window (in lock); high impedance at all other times. |
| 5 | $\mathrm{F}_{\text {IN }}$ | The input to the main counters. It is normally driven from a prescaler, which may be AC-coupled or, when a full logic swing is available, may be DC-coupled. |
| 6 | $\mathrm{V}_{\text {SS }}$ | Negative supply (ground). |
| 7 | $V_{D D}$ | Positive supply. |
| 8 | NC | Not connected. |
| 9,10 | $\begin{aligned} & \text { OSC IN/ } \\ & \text { OSC OUT } \end{aligned}$ | These pins form an on-chip reference oscillator when a series resonant crystal is connected across them. Capacitors of appropriate value are also required between each end of the crystal and ground to provide the necessary additional phase shift. The addition of a $2 \cdot 2 \mathrm{k} \Omega$ resistor between pin 10 and the crystal will improve stability. An external reference signal may, alternatively, be applied to OSC IN. This may be a low-level signal, AC-coupled, or if a full logic swing is available it may be DC-coupled. The program range of the reference counter is 3 to 2047 in steps of 1 , with the total division ratio being twice the programmed value i.e., 6 to 4094 in steps of 2. |
| 11 | NC | Not connected. |
| 12 | NC | Not connected. |
| 13 | DATA | Information on this input is transferred to the internal data latches during the appropriate data read time slot. DATA is high for a ' 1 ' and low for a ' 0 '. There are three data words which control the NJ 88 C 29 ; MSB is first in the order: ' $A$ ' ( 7 bits), ' $M$ ' (10 bits), ' $R$ ' ( 11 bits). |
| 14 | CLOCK | Data is clocked on the negative transition of the CLOCK waveform. If less than 28 negative clock transitions have been received when the ENABLE line goes low (i.e., only ' $M$ ' and ' $A$ ' will have been clocked in), then the ' $R$ ' counter latch will remain unchanged and only ' $M$ ' and ' $A$ ' will be transferred from the input shift register to the counter latches. If 28 negative transitions have been counted, then the ' $R$ ' counter will be loaded with the new data. |
| 15 | ENABLE | When ENABLE is low, the DATA and CLOCK inputs are disabled internally. As soon as ENABLE is high, the DATA and CLOCK inputs are enabled and data may be clocked into the device. The data is transferred from the input shift register to the counter latches on the negative transition of the ENABLE input and both inputs to the phase detector are synchronised to each other. |
| 16 | CAP | This pin allows an external capacitor to be connected in parallel with the internal ramp capacitor and allows further programming of the device. (This capacitor is connected from CAP to $\mathrm{V}_{\mathrm{SS}}$ ). |
| 17 | MC | Modulus control output for controlling an external dual-modulus prescaler. MC will be low at the beginning of a count cycle and will remain low until the ' $A$ ' counter completes its cycle. MC then goes high and remains high until the ' $M$ ' counter completes its cycle, at which point both ' $A$ ' and ' $M$ ' counters are reset. This gives a total division ratio of $M P^{-} A$, where $P$ and $P^{-} 1$ represent the dual-modulus prescaler values. The program range of the ' $A$ ' counter is $0-127$ and therefore can control prescalers with a division ratio up to and including $\div 128 / 129$. The programming range of the ' M ' counter is $3-1023$ but $\mathrm{M} \geqslant 8$ for correct PDA operation and, for correct operation with a prescaler, $M \geqslant A$. Where every possible channel is required, the minimum total division ratio $N$ should be: $N \geqq P^{2}-P$, where $N=M P A$. |
| 18 | NC | Not connected |

PIN DESCRIPTIONS (continued)

| Pin no. | Name | Description |
| :---: | :---: | :--- |
| NP | RB | An external sample and hold phase comparator gain programming resistor should be connected <br> between this pin and $\mathrm{V}_{\mathrm{SS}} . I_{\mathrm{RB}} 300 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{DD}}=3.8 \mathrm{~V}$. |
| 19 | CH | An external hold capacitor should be connected between this pin and $\mathrm{V}_{\mathrm{SS}}$. |
| 20 | CH |  |

## PROGRAMMING

## Reference Divider Chain

The comparison frequency depends upon the crystal oscillator frequency and the division ratio of th ' $R$ ' counter, which can be programmed in the range 3 to 2047, and a fixed divide by two stage.

$$
R=\frac{f o s c}{2 \times f c o m p}
$$

where fosc = oscillator frequency,
fcomp = comparison frequency,
$R=$ 'R' counter ratio
For example, where the crystal frequency $=10 \mathrm{MHz}$ and a channel spacing comparison frequency of $12 \cdot 5 \mathrm{kHz}$ is required,

$$
R=\frac{10^{7}}{2 \times 12.5 \times 10^{3}}=400
$$

Thus, the ' $R$ ' register would be programmed to 400 expressed in binary. The total division ratio would then be $2 \mathrm{X} 400=800$ since the total division ratio of the ' $R$ ' counter plus the $\div 2$ stage is from 6 to 4094 in steps of 2.

## VCO Divider Chain

The synthesised frequency of the voltage controlled oscillator (VCO) will depend on the division ratios of the ' $M$ ' and ' $A$ ' counters, the ratio of the external two-modulus prescaler ( $P / P^{-}$1) and the comparison frequency .

The division ratio $N=M P^{-} A$,
where $M$ is the ratio of the $M$ counter in the range 3 to 1023 and $A$ is the ratio of the ' $A$ ' counter in the range 1 to 127.

Note that $M \geqq A$ and

$$
N=\frac{f_{V C O}}{f c o m p}
$$

For example, if the desired VCO frequency $=275 \mathrm{MHz}$, the comparison frequency is 12.5 kHz and a two-modulus prescaler of $\div 64 / 65$ is being used, then

$$
N=\frac{275 \times 10^{6}}{12.5 \times 10^{3}}=22 \times 10^{3}
$$

Now, $N=M P^{-} A$, which can be rearranged as $N / P=M T A / P$. In our example we have $P=64$, therefore

$$
\frac{22 \times 10^{3}}{64}=M-\frac{A}{64}
$$

such that $M=343$ and $A / 64=0.75$.
Now, $M$ is programmed to the integer part $=343$ and $A$ is programmed to the fractional part 64 i.e., $A=0 \cdot 75 \chi 64=48$.
NB The minimum ratio $N$ that can be used is $P^{2}-P(4032$ in our example) for all contiguous channels to be available.

To check: $N=343 \chi 64^{-} 48=22000$, which is the required division ratio and is greater than $4032\left(=P^{2}-P\right)$.

When re-programming, the counters are changed only at the zero state. There is no reset to zero, which means that the synthesiser loop lock up time will be variable with respect to the programming sequence timing. When only small changes in frequency are required, the NJ88C29 non-resettable synthesiser should achieve the shortest loop lock up times.


Fig. 3 Timing diagram showing timing periods required for correct operation


Fig. 4 Timing diagram showing programming details

## PHASECOMPARATORS

Noise output from a synthesiser loop is related to loop gain:

$$
\frac{K_{P D} K_{V C O}}{N}
$$

where $K_{P D}$ is the phase detector constant (volts/rad), $K_{V C O}$ is the VCO constant (rad/sec-volt) and $N$ is the overall loop division ratio. When $N$ is large and the loop gain is low, noise may be reduced by employing a phase comparator with a high gain. The sample and hold phase comparator in the NJ88C29 has a high gain and uses a double sampling technique to reduce spurious outputs to a low level.

A standard digital phase/frequency detector driving a threestate output, PDB, provides a 'coarse' error signalto enable fast switching between channels.

The PDB output is active until the phase error is within the sample and hold phase detector window, when PDB becomes high impedance. Phase-lock is indicated at this point by a low level on LD. The sample and hold phase detector provides a 'fine' error signal to give further phase adjustment and to hold the loop in lock. An internally generated ramp, controlled by the digital output from both the reference and main divider chains, is sampled at the reference frequency to give the 'fine' error signal, PDA. When in phase lock, this output would be typically at the bias voltage set by the external loop filter amplifier; any offset from this would be proportional to phase error.

The relationship between this offset and the phase error is the phase comparator gain, $K_{P D A}$, which is programmable with an external resistor, RB, and a capacitor, CAP. An internal 100 pF capacitor is used in the sample and hold comparator. Typically, the gain is given by:

$$
K_{P D A}=\frac{\alpha I_{R B}}{2 \pi C_{C A P} f_{C O m P}}
$$

where $C_{C A P}=$ internal $100 \mathrm{pF}^{-} C_{E X T}$. Application Note AN112 deals with this further.

A hold capacitor (CH) of non-critical value, which might be typically 470 pF , is connected from pin 18 to $\mathrm{V}_{\text {SS }}$. A smaller value
is sufficient if the required sideband performance is not high.The output from the sample and hold phase detector should be combined with that of the coarse phase/frequency detector and filtered to generate a single control voltage to drive the VCO. The PDB gain is:

$$
K_{P D B}=\frac{V_{D D}}{4 \pi}
$$

The stated minimum of 3 for the ' $M$ ' counter is true for the PDB output only. To avoid race conditions in the internal phase comparator counter for controlling the PDA timing, the minimum division ratio for the ' M ' counter should be 8 or more. Fig. 6 shows a typical NJ88C29 application.

## CRYSTALOSCILLATOR

When using the internal oscillator, the stability may be enhanced at high frequencies by the inclusion of a resistor between pin 10 (OSC OUT) and the other components, as shown in Fig. 5. A value of between $220 \Omega$ and $2 \cdot 2 k \Omega$ is advised, depending on the crystal series resistance.


Fig. 5 Suggested crystal oscillator circuit


Fig. 6 NJ88C29 application circuit

## NJ88C29

## PROGRAMMING/POWER UP

All data and signal input pins should have no input applied to them prior to the application of $\mathrm{V}_{\mathrm{DD}}$, as otherwise latch-up may occur. When programming the device, DATA, ENABLE and CLOCK pins must not exceed $V_{D D}$ as lock up times may be compromised. A suggested interface to prevent this situation is shown in Fig. 7.


Fig. 7 Suggested programming circuit

## LOOP EQUATIONS

$\varphi_{0}=\left[\frac{K_{V C O} K_{P D}}{N \mathbf{R ~ C} C_{2} C_{3} R_{3}}\right]^{\frac{1}{3}}$
$\zeta=\equiv \Sigma K_{V C O} K_{P D} R_{2} \Pi /\left\{\Sigma N C_{3} R_{3} \omega_{0}^{2} \Pi-1\right\} \partial / 2 \mathbf{R}$
$\left.C_{3} R_{3}=\left[\omega_{0} \Sigma 2 \zeta+\mathbf{R}\right)\right]^{-1}$
$R_{2}=\frac{\left.N \omega_{0} \Sigma 1+2 \zeta \mathbf{R}\right)}{K_{V C O} K_{P D} \Sigma \mathbf{R}^{-} 2 \zeta \Pi}$
$C_{2}=\frac{K_{V C O} K_{P D} \Sigma 2 \zeta \mathbf{R} \Pi}{N \mathbf{R} \omega_{0}{ }^{2}}$
where $\omega_{0}=$ loop natural frequency
$\zeta$ = damping factor
$\mathbf{R}=$ ratio of real pole to $\omega_{0}$
$N=M P^{-} A$
$K_{P D}=K_{P D A} / R_{1 a}$
or $K_{P D}=K_{P D B} / R_{1 b}$
provided $R_{1 a} \gg R_{1 b}$
PDA window $=\frac{\mathrm{V}_{\mathrm{DD}}=\Sigma \mathrm{V}_{\mathrm{T}}-\Pi \Sigma \mathrm{V}_{\mathrm{T}}-\Pi \partial N f_{\text {comp }}}{2 \pi K_{P D A}}$
Further details are to be found in Application Note AN112.

NJ88C29


20 - LEAD SHRUNK MINIATURE PLASTIC DIL - NP20

HEADQUARTERS OPERATIONS

## GEC PLESSEY SEMICONDUCTORS

Cheney Manor, Swindon,
Wiltshire SN2 2QW, United Kingdom.
Tel: (0793) 518000
Fax: (0793) 518411

## GEC PLESSEY SEMICONDUCTORS

P.O. Box 660017

1500 Green Hills Road,
Scotts Valley, California 95067-0017,
United States of America.
Tel: (408) 4382900
Fax: (408) 4385576

CUSTOMER SERVICE CENTRES

- FRANCE \& BENELUX Les Ulis Cedex Tel: (1) 64462345 Fax : (1) 64460607
- GERMANY Munich Tel: (089) 3609 06-0 Fax : (089) $360906-55$
- ITALY Milan Tel: (02) 66040867 Fax: (02) 66040993
- JAPAN Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- NORTH AMERICA Integrated Circuits and Microwave Products Scotts Valley, USA Tel (408) 4382900 Fax: (408) 4387023.
Hybrid Products, Farmingdale, USA Tel (516) 2938686 Fax: (516) 2930061.
- SOUTH EAST ASIA Singapore Tel: (65) 3827708 Fax: (65) 3828872
- SWEDEN Stockholm, Tel: 4687029770 Fax: 4686404736
- UK, EIRE, DENMARK, FINLAND \& NORWAY

Swindon Tel: (0793) 518510 Fax : (0793) 518582
These are supported by Agents and Distributors in major countries world-wide.

[^0]
[^0]:    This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded
    as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior knowledge the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute
    any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information
    and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

