## LOW POWER SERIAL INPUT PLL SYNTHESIZER WITH 1.1GH ${ }_{\mathrm{Z}}$ PRESCALER

The Fujitsu MB1512, utilizing BI-CMOS technology, is a single chip serial input PLL synthesizer with pulse-swallow function.
The MB1512 contains a $1.1 \mathrm{GH}_{\mathrm{Z}}$ two modulus prescaler that can select of either $64 / 65$ or 128/129 divide ratio, control signal generator, 16 -bit shift register, 15-bit latch, programmable reference divider (binary 14-bit programmable reference counter), 1-bit switch counter, phase comparator with phase conversion function, charge pump, crystal oscillator, 19-bit shift register, 18-bit latch, programmable divider (binary 7 -bit swallow counter and binary 11-bit programmable counter) and analog switch to speed up lock up time.
It operates with a supply voltage of 5 V typ. and achieves very low supply current of 8 mA typ. realized through the use of Fujitsu Advanced Process Technology.

- High operating frequency: $\mathrm{f}_{\mathrm{IN} \text { MAX }}=1.1 \mathrm{GH}_{\mathrm{Z}}\left(\mathrm{P}_{\mathrm{IN} \text { MIN }}=-10 \mathrm{dBm}\right)$
- Pulse swallow function: 64/65 or $128 / 129$
- Power supply voltage: $\mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V
- Low supply current: $\mathrm{I}_{\mathrm{CC}}=8 \mathrm{~mA}$ typ.
- Serial input 18-bit programmable divider consisting of:

Binary 7-bit swallow counter: 0 to 127
Binary 11-bit programmable counter: 16 to 2047

- Serial input 15-bit programmable reference divider consisting of:

Binary 14-bit programmable reference counter: 8 to 16383
1-bit switch counter (SW) sets divide ratio of prescaler

- On-chip analog switch achieves fast lock up time
- 2types of phase detector output

On-chip charge pump (Bipolar type)
Output for external charge pump

- Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 20-pin Plastic Shrink Small Outline Package


## ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to +7.0 | V |
|  | $\mathrm{~V}_{\mathrm{P}}$ | $\mathrm{V}_{\mathrm{CC}}$ to 10.0 | V |
| Output Voltage | $\mathrm{V}_{\mathrm{OUT}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Open-drain Voltage | $\mathrm{V}_{\mathrm{OOP}}$ | -0.5 to 0.8 | V |
| Output Current | $\mathrm{I}_{\mathrm{OUT}}$ | $\pm 10$ | mA |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit

[^0]

## PIN DESCRIPTION

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { OSC }_{\text {IN }} \\ & \text { OSC }_{\text {OUT }} \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Oscillator input. <br> Oscillator output. <br> A crystal is placed between OSC $_{\mathbb{I N}}$ and OSC OUt. |
| 4 | $\mathrm{V}_{\mathrm{P}}$ | - | Power supply input for charge pump and analog switch. |
| 5 | $\mathrm{V}_{\mathrm{CC}}$ | - | Power supply voltage input. |
| 6 | Do | O | Charge pump output. <br> The characteristics of charge pump is reversed depending upon FC input. |
| 7 | GND | - | Ground. |
| 8 | LD | O | Phase comparator output. <br> Normally this pin outputs high level. While the phase difference of $f_{r}$ and $f_{p}$ exists, this pin outputs low level. |
| 9 | NC | - | No connection. |
| 10 | $\mathrm{f}_{\mathrm{IN}}$ | 1 | Prescaler input. <br> The connection with an external VCO should be AC connection. |
| 11 | Clock | 1 | Clock input for 19-bit shift register and 16-bit shift register. On rising edge of the clock shifts one bit of data into the shift registers. |
| 12 | NC | - | No connection. |
| 13 | Data | 1 | Binary serial data input. <br> The last bit of the data is a control bit which specified destination of shift registers. When this bit is high level and LE is high level, the data stored in shift register is transferred to 15 -bit latch. When this bit is low level and LE is high level, the data is transferred to 18-bit latch. |
| 14 | LE | I | Load enable input (with internal pull up resistor). <br> When LE is high or open, the data stored in shift register is transferred into latch depending upon the control bit. At the time, internal charge pump output to be connected to BISW pin because internal analog switch becomes ON state. |
| 15 | FC | 1 | Phse select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is reversed. <br> FC input signal is also used to control $f_{\text {out }}$ pin (test pin) output level, $f_{r}$ or $f_{p}$. |
| 16 | BISW | O | Analog switch output. <br> Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump state. |
| 17 | fout | O | Minitor pin of phase comparator input. <br> $f_{\text {out }}$ pin outputs either programmable reference divider output ( $\mathrm{f}_{\mathrm{r}}$ ) or programmable divider output ( $f_{p}$ ) depending upon FC pin input level. <br> $\mathrm{FC}=\mathrm{H}$ : It is the same as $\mathrm{f}_{\mathrm{r}}$ output level. <br> $F C=L$ : It is the same as $f_{p}$ output level. |
| $\begin{aligned} & 18 \\ & 20 \end{aligned}$ | $\begin{aligned} & \text { ØP } \\ & \varnothing R \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \end{aligned}$ | Outputs for external charge pump. <br> The characteristics are reversed according to FC input. $\varnothing \mathrm{P}$ pin is N -channel open drain output. |
| $\begin{array}{r} 2 \\ 19 \end{array}$ | NC | - | No connection. |

## FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.
Binary serial data is input to Data pin.
On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open, stored data is transferred into latch depending upon the control bit.
Control data " H " data is transferred into 15 -bit latch.
Control data "L" data is transferred into 18-bit latch.

## PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.


## 14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO

| Divide <br> Ratio <br> R | S <br> 14 | S |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13 | S | S | S | S | S | S | S | S | S | S | S | S |  |  |
| 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |  |  |  |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTES: Divide ratio less than 8 is prohibited.
Divide ratio: 8 to 16383
SW:This bit selects divide ratio of prescaler.
SW=H:64/65
SW=L : 128/129
S1 to S14: These bits select divide ratio of programmable reference divider. C: Control bit (sets as high level).
Data is input from MSB side.

## PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter.
Serial 19-bit data format is shown following page.


## 7-BIT SWALLOW COUNTER DIVIDE RATIO

| Divide <br> Ratio <br> A | S | S | S | S | S | S | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 5 | 4 | 3 | 2 | 1 |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTE: Divide ratio: 0 to 127

## 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO

| Divide Ratio N | $\begin{gathered} \mathrm{S} \\ 18 \end{gathered}$ | $\begin{gathered} \mathrm{S} \\ 17 \end{gathered}$ | S 16 | $\begin{gathered} S \\ 15 \end{gathered}$ | $\begin{gathered} S \\ 14 \end{gathered}$ | $\begin{gathered} S \\ 13 \end{gathered}$ | $\begin{gathered} \mathrm{S} \\ 12 \end{gathered}$ | S 11 | S 10 | S 9 | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\varnothing$ |
| 17 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTES: Divide ratio less than 16 is prohibited.
Divide ratio: 16 to 2047
S1 to S7: Swallow counter divide ratio setting bit. (0 to 127)
S8 to S18: Programmable counter divide ratio setting bit. (16 to 2047)
C: Control bit (sets as low level).
Data is input from MSB side.

## PULSE SWALLOW FUNCTION

$f_{\mathrm{VCO}}=[(\mathrm{PxN})+\mathrm{A}] \times \mathrm{ff}_{\mathrm{OSC}} \div \mathrm{R}$
$f_{V C O}$ :Output frequency of external voltage controlled oscillator (VCO)
N : Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
A: Preset divide ratio of binary 7 -bit swallow counter ( $0 \leq A \leq 127, A<N$ )
$\mathrm{f}_{\mathrm{OSC}}$ :Output frequency of the external reference frequency oscillator
R: Preset divide ratio of binary 14-bit programmable reference counter (8 to16383)
P: Preset modulus of external dual modulus prescaler (64 or 128)

## SERIAL DATA INPUT TIMING



NOTES: Parenthesis data is used for setting divide ratio of programmable reference divider. On rising edge of clock shifts one bit of data in the shift register.

## PHASE CHARACTERISTICS

## VCO CHARACTERISTICS

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level ( $\mathrm{D}_{\mathrm{O}}$ ), phase comparator output level (ØR, ØР) are reversed depending upon FC pin input level. Also, monitor pin ( $\mathrm{f}_{\text {out }}$ ) output level of phase comparator is controlled by FC pin input level. The relation between outputs ( $\left.\mathrm{D}_{\mathrm{O}}, \varnothing \mathrm{R}, \varnothing \mathrm{P}\right)$ and FC input level are shown below.

|  | FC=H or open |  |  |  |  | FC=L |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $D_{0}$ | ØR | ØP | $f_{\text {out }}$ | $D_{0}$ | ØR | ØP | $f_{\text {out }}$ |  |  |
|  | $H$ | $L$ | $L$ | $\left(f_{r}\right)$ | $L$ | $H$ | $Z$ | $\left(f_{p}\right)$ |  |  |
| $f_{r}<f_{p}$ | $L$ | $H$ | $Z$ | $\left(f_{r}\right)$ | $H$ | $L$ | $L$ | $\left(f_{p}\right)$ |  |  |
| $f_{r}=f_{p}$ | $Z$ | $L$ | $Z$ | $\left(f_{r}\right)$ | $Z$ | $L$ | $Z$ | $\left(f_{p}\right)$ |  |  |

Note: $\quad Z=($ High impedance)
Depending upon VCO characteristics, FC pin should be set accordingly:
When VCO characteristics are like (1), FC should be set high or open circuit; When VCO characteristics are like (2), FC should be set Low.



NOTES: Phase difference detection range: $-2 \pi$ to $+2 \pi$
Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When $f_{r}>f_{p}$ or $f_{r}<f_{p}$, spike might not appear depending upon charge pump characteristics.

## ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON , internal charge pump output ( $\mathrm{D}_{\mathrm{O}}$ ) to be connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.
$\mathrm{LE}=\mathrm{H}$ (Changing the divide ratio of internal prescaler) : Analog switch=ON
LE=L (Normal operating mode)
: Analog switch=OFF

LPF time constant is decreased in order to insert a analog switch between LPF1 and LPF2 when channel of PLL is changing. Thus, lock up time is decreased, that is, fast lock up time is achieved.


## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V |
|  | $V_{P}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | 8.0 | V |
| Input Voltage | $V_{1}$ | GND | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

MB1512

## ELECTRICAL CHARACTERISTICS

| Parameter |  | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ | Max |  |
| Power Supply Current |  |  | $\mathrm{I}_{\mathrm{CC}}$ | Note 1 | - | 8.0 | 12.0 | mA |
| Operating Frequency | $\mathrm{f}_{\mathrm{in}}$ | $\mathrm{f}_{\text {in }}$ | Note 2 | 10 | - | 1100 | MHz |
|  | $\mathrm{OSC}_{\text {IN }}$ | fosc |  | - | 12 | 20 | MHz |
| Input Sensitivity | $\mathrm{f}_{\text {in }}$ | $\mathrm{Pf}_{\text {in }}$ |  | -10 | - | 6 | dBm |
|  | $\mathrm{OSC}_{\text {IN }}$ | $\mathrm{V}_{\text {OSC }}$ |  | 0.5 | - | - | $\mathrm{V}_{\mathrm{PP}}$ |
| High-level Input Voltage | $\begin{aligned} & \text { Except } \mathrm{fi}_{n} \\ & \text { and } \mathrm{OSC}_{I N} \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | - | - | V |
| Low-level Input Voltage |  | $\mathrm{V}_{\mathrm{IL}}$ |  | - | - | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | V |
| High-level Input Current | Data Clock | $\mathrm{IIH}^{\text {H }}$ |  | - | 1.0 | - | $\mu \mathrm{A}$ |
| Low-level Input Current |  | IIL |  | - | -1.0 | - | $\mu \mathrm{A}$ |
| Input Current | OSC $_{\text {IN }}$ | losc |  | - | $\pm 50$ | - | $\mu \mathrm{A}$ |
|  | LE, FC | lıE |  | - | -60 | - | $\mu \mathrm{A}$ |
| High-level Output Current | Except $\mathrm{D}_{\mathrm{O}}$ and OSCOUT | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 4.4 | - | - | V |
| Low-level Output Current |  | $\mathrm{V}_{\mathrm{OL}}$ |  | - | - | 0.4 | V |
| N-channel Open Drain Cutoff Current | $\mathrm{D}_{\mathrm{O}}, \varnothing \mathrm{P}$ | loff | $\mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{P}} \leq 8 \mathrm{~V}$ | - | - | 1.1 | $\mu \mathrm{A}$ |
| Output Current | Except $\mathrm{D}_{\mathrm{O}}$ and OSCOUT | IOH |  | -1.0 | - | - | mA |
|  |  | lOL |  | 1.0 | - | - | mA |
| Analog Switch On Resistor |  | $\mathrm{R}_{\mathrm{ON}}$ |  | - | 25 | - | $\Omega$ |

NOTE 1: $\mathrm{f}_{\mathrm{in}}=1.1 \mathrm{GHz}, \mathrm{OSC}_{I \mathrm{~N}}=12 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. Inputs are grounded and outputs are open.
NOTE 2: AC coupling. Minimum operating frequency is measured when a capacitor 1000 pF is connected.

## TEST CIRCUIT



## TYPICAL APPLICATION EXAMPLE



## PACKAGE DIMENSIONS



All Rights Reserved. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu. Fujitsu reserves the right to change products or specifications without notice. No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

## MB1512

## FUJITSU LIMITED

For further information please contact:
Japan
FUJITSU LIMITED
Electronic Devices
International Operations Department
KAWASAKI PLANT, 1015 Kamikodanaka,
Nakahara-ku, Kawasaki-shi,
Kanagawa 211, Japan
Tel: (044) 754-3753
FAX: (044) 754-3332
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
FAX: (408) 432-9044/9045
Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10,
63303 Dreieich-Buchschlag,
Germany
Tel: (06103) 690-0
FAX: (06103) 690-122

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LIMITED
No. 51 Bras Basah Road,
Plaza By The Park,
\#06-04 to \#06-07
Singapore 0718
Tel: 336-1600
FAX: 336-1609


[^0]:    Copyright $\subseteq 1994$ by FUJITSU LIMITED and FUJITSU MICROELECTRONICS, INC.

